<rt id="m4md3"></rt>
  • <bdo id="m4md3"><meter id="m4md3"></meter></bdo>
  • <label id="m4md3"></label>
      <center id="m4md3"><optgroup id="m4md3"></optgroup></center>
      產(chǎn)品分類

      當(dāng)前位置: 首頁 > 人物訪談

      Synopsys發(fā)布5GHz PCI express 2.0版IP核,將采用TSMC 40nm工藝

      發(fā)布日期:2022-07-15 點(diǎn)擊率:34

      PCI Express發(fā)展速度相對(duì)變緩的時(shí)候,Synopsys正式推出一款PCI Express 2.0版IP芯片,聲稱5GHz技術(shù)將獲得設(shè)計(jì)人員的廣泛關(guān)注。

      Synopsys此后將供應(yīng)用于Express 2.0版物理層、控制器和驗(yàn)證的IP。

      “其它公司也可能將提供一項(xiàng)或兩項(xiàng)IP,但是做不到我們的高度”,Synopsys混合信號(hào)IP主管Navraj Nandra表示,“當(dāng)你(設(shè)計(jì)人員)必須和兩家或多家IP供應(yīng)商打交道時(shí),事情復(fù)雜會(huì)要復(fù)雜得多。”

      新的IP支持4路和8路Express通道,Synopsys認(rèn)為這是最常見的配置。然而,至少有一家交換器制造商正在生產(chǎn)一款采用多個(gè)IP核的32通道Express交換器芯片。

      Synopsys所推出的IP包括嵌入式診斷和ATE測(cè)試向量,此外也可通過數(shù)字測(cè)試器完成測(cè)試模擬信號(hào)的功能,這要?dú)w功于Synopsys通過收購初創(chuàng)公司Accelerant Networks所獲得的技術(shù)。

      此次所推出的IP核目前優(yōu)化用于TSMC的65nm 2V工藝和包括Chartered, IBM和三星在內(nèi)的制造同盟。在今年底前將會(huì)推出面向40nm TSMC工藝的版本草案。

      “似乎大多數(shù)晶圓廠都趨向于采用40nm []工藝”,Nandra表示,“采用40和45nm工藝所生產(chǎn)的IP芯片不同之處在于兩者價(jià)格相同但體積縮小19%。

      翻頁查看英文原文:


      Synopsys debuts 5 GHz PCI express core

      Synopsys officially rolls out a silicon core for PCI Express 2.0 Monday (April 28), claiming the 5 GHz technology is beginning to get attention from designers. The news comes at a time when experts say the industry is moving at a relatively slow pace down the Express road map.

      Synopsys is supplying silicon intellectual property for the physical layer, controller and verification portions of the Express 2.0 spec.

      "Other companies tend to have one or two of the components but not all three," said Navraj Nandra, director of mixed-signal IP at Synopsys. "When you have to work with more than one silicon IP vendor, it gets complicated," he said.

      The IP comes in versions supporting four and eight lanes of Express, which Synopsys believes are the most common configurations. However, at least one switch maker is creating a 32-lane Express switch chip using multiple copies of the core.

      The IP includes embedded diagnostics and ATE test vectors. It also supports an ability to test analog functions via a digital tester, thanks to technology Synopsys acquired with startup Accelerant Networks.

      The cores currently are optimized for 2V operation in the 65nm process technology of TSMC and the Common Platform group which includes Chartered, IBM and Samsung. A version drawing for a 40nm TSMC process will be available before the end of the year.

      "It looks like most fabs are going after 40nm [and operation] aggressively," said Nandra."The difference between 40 and 45nm comes down to a 19 percent savings in area for the same price," he added.


      下一篇: 威脅處理技術(shù)的新領(lǐng)域

      上一篇: 用于手機(jī)SoC設(shè)計(jì)的部

      主站蜘蛛池模板: 婷婷综合久久中文字幕蜜桃三| 狠狠人妻久久久久久综合蜜桃| 麻豆精品久久精品色综合| 伊人伊成久久人综合网777| 伊人久久中文大香线蕉综合| 国内偷自视频区视频综合| 亚洲国产综合专区电影在线 | 97久久久精品综合88久久| 精品综合久久久久久蜜月| 91久久婷婷国产综合精品青草| 青青青伊人色综合久久| 亚洲日韩在线中文字幕综合| 狠狠色噜噜狠狠狠狠色综合久AV | 伊色综合久久之综合久久| 丁香五月缴情综合网| 久久99精品久久久久久综合| 婷婷久久香蕉五月综合| 久久婷婷五月综合色国产香蕉| 色欲老女人人妻综合网| 国产成+人+综合+亚洲专| 狠狠色综合久久久久尤物| 天天色天天射综合网| 久久乐国产综合亚洲精品| 伊人久久大香线蕉综合7| 国产成人综合亚洲AV第一页 | 一本久久a久久精品综合香蕉| 亚洲国产综合专区在线电影| 亚洲综合另类小说色区色噜噜| 久久婷婷色香五月综合激情| 成人综合在线视频| 色综合伊人色综合网站| 综合激情区视频一区视频二区| 美腿丝袜亚洲综合| 亚洲另类激情综合偷自拍图| 色综合合久久天天给综看| 国产一区二区三区亚洲综合| 色欲久久久久久综合网精品| 婷婷六月久久综合丁香可观看 | 人人婷婷色综合五月第四人色阁 | 国产成人亚洲综合a∨| 日韩综合在线视频|